

# NM27LC512

## 524,288-Bit (64k x 8) Low Current CMOS EPROM

### General Description

The NM27LC512 is a 64k x 8 EPROM manufactured on a proven, manufacturable CMOS process, consuming extremely low current in both the active and standby modes. The NM27LC512 consumes a mere 30 mW, making it ideal for portable and hand held computers, data acquisition and medical equipment, and for systems using in-line power.


The NM27LC512 is one among a family of Power Miser products from National Semiconductor catering to the increasing low current demands of the market.

Offered in a JEDEC Standard Pinout, the NM27LC512 offers a viable alternative to the user as a replacement for existing high power devices, while also providing an upgrade path from lower densities.

### Features

- Low CMOS power consumption
  - 5V operation
  - 8.0 mA (Max) active
  - 100  $\mu$ A (Max) standby
- 150 ns access time
- JEDEC standard pin configuration
- Manufacturer's identification code

### Block Diagram




TL/D/11406-1

### Pin Names

A0-A15	Addresses
$\overline{CE}$	Chip Enable
$\overline{OE}/V_{PP}$	Output Enable
O <sub>0</sub> -O <sub>7</sub>	Outputs
PGM	Program
XX	Don't Care (During Read)

# Connection Diagram

27LC010	27LC256	27LC64
XX/Vpp		
A16		
A15	Vpp	Vpp
A12	A12	A12
A7	A7	A7
A6	A6	A6
A5	A5	A5
A4	A4	A4
A3	A3	A3
A2	A2	A2
A1	A1	A1
A0	A0	A0
O0	O0	O0
O1	O1	O1
O2	O2	O2
GND	GND	GND



27LC64	27LC256	27LC010
Vcc	Vcc	Vcc
PGM	A14	XX
NC	A13	A14
A8	A8	A13
A9	A9	A8
A11	A9	A9
OE	A11	A11
OE	OE	OE
A10	A10	A10
CE	CE	CE
O7	O7	O7
O6	O6	O6
O5	O5	O5
O4	O4	O4
O3	O3	O3

TL/D/11406-2

Note: Compatible EPROM plan configurations are shown in the blocks adjacent to the NM27LC512 plan.


**Commercial Temperature Range**  
(0°C to +70°C)  
Vcc = 5V ± 10%

Parameter/Order Number	Access Time (ns)
NM27LC512 Q, N, V, T 150	150
NM27LC512 Q, N, V, T 200	200
NM27LC512 Q, N, V, T 250	250

**Extended Temperature Range**  
(-40°C to +85°C)  
Vcc = 5V ± 10%


Parameter/Order Number	Access Time (ns)
NM27LC512 QE, NE, VE, TE 150	150
NM27LC512 QE, NE, VE, TE 200	200
NM27LC512 QE, NE, VE, TE 250	250

**TSOP Pin Configuration**



TL/D/11406-10

**PLCC Pin Configuration**



Top View

TL/D/11406-9

### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
All Input Voltages Except A9 with Respect to Ground	-0.6V to +7V
V <sub>pp</sub> and A9 with Respect to Ground	-0.7V to +14V
V <sub>CC</sub> Supply Voltage with Respect to Ground	-0.6V to +7V
ESD Protection	> 2000V
All Output Voltages with Respect to Ground	V <sub>CC</sub> + 1.0V to GND - 0.6V

### Operating Range

Range	Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%


### Read Operation

#### DC Electrical Characteristics Over Operating Range

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V <sub>IL</sub>	Input Low Level		-0.2		0.8	V
V <sub>IH</sub>	Input High Level		2.0		V <sub>CC</sub> + 1	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -2.5 mA	3.5			V
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS Inputs	CE = V <sub>CC</sub> ± 0.3V	0.5	50	100	μA
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL Inputs	CE = V <sub>IH</sub>	0.1	0.4	1.0	mA
I <sub>CC1</sub>	V <sub>CC</sub> Active Current TTL Inputs	CE = OE = V <sub>IL</sub> , f = 3 MHz Inputs = V <sub>IH</sub> or V <sub>IL</sub>	Comm'l	11.0	15	mA
			Ind'l	11.0	15	
I <sub>CC2</sub>	V <sub>CC</sub> Active Current CMOS Inputs	CE = GND, f = 3 MHz Inputs = V <sub>CC</sub> or GND, I/O = 0 mA (Refer to Figures 1, 2)		6.5	10	mA
I <sub>PP</sub>	V <sub>PP</sub> Supply Current	V <sub>PP</sub> = V <sub>CC</sub>			10	μA
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = 5.5V or GND	-1		1	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 5.5V or GND	-10		10	μA


#### AC Electrical Characteristics Over Operating Range

Symbol	Parameter	150		200		250		Units
		Min	Max	Min	Max	Min	Max	
t <sub>ACC</sub>	Address to Output Delay		150		200		250	ns
t <sub>CE</sub>	CE to Output Delay		150		200		250	
t <sub>OE</sub>	OE to Output Delay		60		75		100	
t <sub>DF</sub> (Note 2)	Output Disable to Output Float		50		55		60	
t <sub>OH</sub> (Note 2)	Output Hold from Addresses, CE or OE, whichever Occurred First	0		0		0		



TL/D/11406-3

**FIGURE 1. I<sub>CC</sub>\_ACTIVE\_CMOS vs Frequency**  
**V<sub>CC</sub> = 5.0V, Temperature = 25°C**



TL/D/11406-4

**FIGURE 2. I<sub>CC</sub>\_ACTIVE\_CMOS vs Temperature**  
**V<sub>CC</sub> = 5.0V, Frequency = 1 MHz**


### Capacitance $T_A = +25^\circ\text{C}$ , $f = 1\text{ MHz}$ (Note 2)

Symbol	Parameter	Conditions	Typ	Max	Units
$C_{IN}$	Input Capacitance	$V_{IN} = 0\text{V}$	6	12	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0\text{V}$	9	12	pF

### AC Test Conditions

Output Load	1 TTL Gate and $C_L = 100\text{ pF}$ (Note 8)	Input Pulse Levels	0.45V to 2.4V (Note 9)
Input Rise and Fall Times	$\leq 5\text{ ns}$	Timing Measurement Reference Level	0.8V to 2V 0.8V to 2V

### AC Waveforms (Notes 6, 7, and 9)



TL/D/11406-5

**Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operations sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Note 2:** This parameter is only sampled and is not 100% tested.

**Note 3:**  $\overline{OE}$  may be delayed up to  $t_{ACC} - t_{CE}$  after the falling edge of  $\overline{CE}$  without impacting  $t_{ACC}$ .

**Note 4:** The  $t_{DF}$  and  $t_{CF}$  compare level is determined as follows:

High to TRI-STATE<sup>®</sup>, the measure  $V_{CH1}$  (DC) - 0.10V;

Low to TRI-STATE, the measure  $V_{OL1}$  (DC) + 0.10V.

**Note 5:** TRI-STATE may be attained using  $\overline{OE}$  or  $\overline{CE}$ .

**Note 6:** The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1  $\mu\text{F}$  ceramic capacitor be used on every device between  $V_{CC}$  and GND.

**Note 7:** The outputs must be restricted to  $V_{CC} + 1.0\text{V}$  to avoid latch-up and device damage.

**Note 8:** 1 TTL Gate:  $I_{OL} = 1.6\text{ mA}$ ,  $I_{OH} = -400\ \mu\text{A}$ .

$C_L$ : 100 pF includes fixture capacitance.

**Note 9:** Inputs and outputs can undershoot to  $-2.0\text{V}$  for 20 ns Max.

**Note 10:** CMOS inputs  $V_{IL} = \text{GND} \pm 0.3\text{V}$ ,  $V_{IH} = V_{CC} \pm 0.3\text{V}$ .

## Programming Characteristics (Notes 1, 2, 3 and 4)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$t_{AS}$	Address Setup Time		1			$\mu\text{s}$
$t_{OES}$	$\overline{OE}$ Setup Time		1			$\mu\text{s}$
$t_{DS}$	Data Setup Time		1			$\mu\text{s}$
$t_{VCS}$	$V_{CC}$ Setup Time		1			$\mu\text{s}$
$t_{AH}$	Address Hold Time		0			$\mu\text{s}$
$t_{DH}$	Data Hold Time		1			$\mu\text{s}$
$t_{cf}$	Chip Enable to Output Float Delay	$\overline{OE} = V_{IL}$	0		60	ns
$t_{PW}$	Program Pulse Width		95	100	105	$\mu\text{s}$
$t_{OEHL}$	$\overline{OE}$ Hold Time		1			$\mu\text{s}$
$t_{DV}$	Data Valid from $\overline{CE}$	$\overline{OE} = V_{IL}$			250	ns
$t_{PRT}$	$\overline{OE}$ Pulse Rise Time During Programming		50			ns
$t_{VR}$	$V_{PP}$ Recovery Time		1			$\mu\text{s}$
$I_{PP}$	$V_{PP}$ Supply Current During Programming Pulse	$\overline{CE} = V_{IL}$ $\overline{OE} = V_{PP}$			30	mA
$I_{CC}$	$V_{CC}$ Supply Current				10	mA
$T_R$	Temperature Ambient		20	25	30	$^{\circ}\text{C}$
$V_{CC}$	Power Supply Voltage		6	6.25	6.5	V
$V_{PP}$	Programming Supply Voltage		12.5	12.75	13	V
$t_{FR}$	Input Rise, Fall Time		5			ns
$V_{IL}$	Input Low Voltage			0	0.45	V
$V_{IH}$	Input High Voltage		2.4	4		V
$t_{IN}$	Input Timing Reference Voltage		0.8	1.5	2	V
$t_{OUT}$	Output Timing Reference Voltage		0.8	1.5	2	V


**Note 1:** National's standard product warranty applies to devices programmed to specifications described herein.

**Note 2:**  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ . The EPROM must not be inserted into or removed from a board with voltage applied to  $V_{PP}$  or  $V_{CC}$ .

**Note 3:** The maximum absolute allowable voltage which may be applied to the  $V_{PP}$  pin during programming is 14V. Care must be taken when switching the  $V_{PP}$  supply to prevent any overshoot from exceeding this 14V maximum specification. At least 0.1  $\mu\text{F}$  capacitor is required across  $V_{CC}$  to GND to suppress spurious voltage transients which may damage the device.

**Note 4:** Programming and program verify are tested with the fast Program Algorithm at typical power supply voltages and timings.

### Programming Waveforms



TL/D/11406-6

# Fast Programming Algorithm Flow Chart




FIGURE 4

TL/D/11406-7

# Functional Description

## DEVICE OPERATION

The six modes of operation of the NM27LC512 are listed in Table I. A single 5V power supply is required in the read mode. All inputs are TTL levels except for  $\overline{OE}/V_{PP}$  during programming. In the program mode the  $\overline{OE}/V_{PP}$  input is pulsed from a TTL low level to 12.75V.

### Read Mode

The NM27LC512 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{CE}$  to output ( $t_{CE}$ ). Data is available at the outputs after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been low and addresses have been stable for at least  $t_{ACC}-t_{OE}$ .

The sense amps are clocked for fast access time.  $V_{CC}$  should therefore be maintained at operating voltage during read and verify. If  $V_{CC}$  temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to ensure proper output data.

### Standby Mode

The NM27LC512 has a standby mode which reduces the active power dissipation by over 99%, from 44 mW to 0.55 mW. The NM27LC512 is placed in the standby mode by applying a CMOS high signal to the  $\overline{CE}$  input. When in standby mode, the outputs are in a high impedance state, independent of the  $\overline{OE}$  input.

### Output OR-Tying

Because the NM27LC512 is usually used in larger memory arrays, National has provided a 2-line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:

- a) the smallest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that  $\overline{CE}$  (pin 20) be decoded and used as the primary device selecting function, while  $\overline{OE}/V_{PP}$  (pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus.

This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

### Programming

**CAUTION:** Exceeding 14V on pin 22 ( $\overline{OE}/V_{PP}$ ) will damage the NM27LC512.

Initially, and after each erasure, all bits of the NM27LC512 are in the "1" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The NM27LC512 is in the programming mode when the  $\overline{OE}/V_{PP}$  is at 12.75V. It is required that at least a 0.1  $\mu$ F capacitor be placed across  $V_{CC}$  and ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, an active low, TTL program pulse is applied to the  $\overline{CE}$  input. A program pulse must be applied at each address location to be programmed.

The NM27LC512 is programmed with the Fast Programming Algorithm shown in Figure 4. Each Address is programmed with a series of 100  $\mu$ s pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single 100  $\mu$ s pulse.

The NM27LC512 must not be programmed with a DC signal applied to the  $\overline{CE}$  input.

Programming multiple NM27LC512 in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NM27LC512 may be connected together when they are programmed with the same data. A low level TTL pulse applied to the  $\overline{CE}$  input programs the paralleled NM27LC512.

### Mode Selection

The modes of operation of the NM27LC512 are listed in Table I. A single 5V power supply is required in the read mode. All inputs are TTL levels except for  $V_{PP}$  and A9 for device signature.

TABLE I. Modes Selection

Pins	$\overline{CE}/PGM$	$\overline{OE}/V_{PP}$	$V_{CC}$	Outputs
Mode				
Read	$V_{IL}$	$V_{IL}$	5.0V	$D_{OUT}$
Output Disable	X (Note 1)	$V_{IH}$	5.0V	High Z
Standby	$V_{IH}$	X	5.0V	High Z
Programming	$V_{IL}$	12.75V	6.25V	$D_{IN}$
Program Verify	X	$V_{IL}$	6.25V	$D_{OUT}$
Program Inhibit	$V_{IH}$	12.75V	6.25V	High Z

Note 1: X can be  $V_{IL}$  or  $V_{IH}$ .



## Functional Description (Continued)

### Program Inhibit

Programming multiple NM27LC512 in parallel with different data is also easily accomplished. Except for  $\overline{CE}$ , all like inputs (including  $\overline{OE}$ ) of the parallel NM27LC512 may be common. A TTL low level program pulse applied to an NM27LC512's  $\overline{CE}$  input with  $\overline{OE}/V_{PP}$  at 12.75V will program that NM27LC512. A TTL high level  $\overline{CE}$  input inhibits the other NM27LC512 from being programmed.

### Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify is accomplished with  $\overline{OE}/V_{PP}$  and  $\overline{CE}$  at  $V_{IL}$ . Data should be verified  $t_{DV}$  after the falling edge of  $\overline{CE}$ .

### Manufacturer's Identification Code

The NM27LC512 has a manufacturer's identification code to aid in programming. The code, shown in Table II, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NM27LC512 is "8F 85", where "8F" designates that it is made by National Semiconductor, and "85" designates a 512k part.

The code is accessed by applying 12V  $\pm$  0.5V to address pin A9. Addresses A1–A8, A10–A15,  $\overline{CE}$ , and  $\overline{OE}$  are held at  $V_{IL}$ . Address A0 is held at  $V_{IL}$  for the manufacturer's code, and at  $V_{IH}$  for the device code. The code is read on the 8 data pins. Proper code access is only guaranteed at 25°C  $\pm$  5°C.

The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

### ERASURE CHARACTERISTICS

The erasure characteristics of the NM27LC512 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\text{\AA}$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000 $\text{\AA}$ –4000 $\text{\AA}$  range.

After programming opaque labels should be placed over the NM27LC512 window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

The recommended erasure procedure for the NM27LC512 is exposure to short wave ultraviolet light which has a wavelength of 2537 $\text{\AA}$ . The integrated dose (i.e., UV intensity  $\times$  exposure time) for erasure should be a minimum of 15W-sec/cm<sup>2</sup>.

The NM27LC512 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NM27LC512 erasure time for various light intensities.

An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

### SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current,  $I_{CC}$ , has three segments that are of interest to the system designer—the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated  $V_{CC}$  transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1  $\mu$ F ceramic capacitor be used on every device between  $V_{CC}$  and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7  $\mu$ F bulk electrolytic capacitor should be used between  $V_{CC}$  and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Identification Code

Pins	A0 (10)	A9 (24)	O7 (19)	O6 (18)	O5 (17)	O4 (16)	O3 (15)	O2 (13)	O1 (12)	O0 (11)	Hex Data
Manufacturer Code	$V_{IL}$	12V	1	0	0	0	1	1	1	1	8F
Device Code	$V_{IH}$	12V	1	0	0	0	0	1	0	1	85

TABLE III. Minimum NM27LC512 Erasure Time

Light Intensity (Micro-Watts/cm <sup>2</sup> )	Erasure Time (Minutes)
15,000	20
10,000	25
5,000	50